Theses: Difference between revisions
From ArcoWiki
Jump to navigationJump to search
Afegir entrada tesi |
No edit summary |
||
| Line 31: | Line 31: | ||
<br> | <br> | ||
*Enric Herrero, '''Adaptive Memory Hierarchies for Next Generation Tiled Microarchitectures''', Ph.D Thesis, Universitat Politècnica de Catalunya, July 2011. (Document),(Slides) | *Enric Herrero, '''Adaptive Memory Hierarchies for Next Generation Tiled Microarchitectures''', Ph.D Thesis, Universitat Politècnica de Catalunya, July 2011. ([http://arco.e.ac.upc.edu/wiki/images/6/6b/Tesi_eherrero.pdf Document]),([http://arco.e.ac.upc.edu/wiki/images/d/de/Presentacio_Tesi_eherrero.pdf Slides]) | ||
<br> | |||
*Rakesh Ranjan, '''Speeding Up Sequential Applications on Multicore Platforms''', Ph.D Thesis, Univesitat Politécnica de Catalunya, November 2010. | *Rakesh Ranjan, '''Speeding Up Sequential Applications on Multicore Platforms''', Ph.D Thesis, Univesitat Politécnica de Catalunya, November 2010. | ||
Revision as of 07:48, 20 February 2012
Master
- Jorge Martínez, DRAM-based on-chip cache architectures , Msc Thesis, Universitat Politècnica de Catalunya, September 2010.
- Shrikanth Ganapathy, Effect of Spatio-Temporal Variations on Memory Systems, Msc Thesis, Universitat Politècnica de Catalunya, July 2009.
- Javier Lira, Data Replacement Policy on Non-Uniform Cache Architectures for Chip Multiprocessors, Msc Thesis, Universitat Politècnica de Catalunya, September 2008.
- Marc Lupon, Hardware Approaches for Transactional Memory, Msc Thesis/PFC, Universitat Politècnica de Catalunya, June 2008. (Document)
- Enric Herrero, ArchitecturalLevel Power Simulator of the Memory Hierarchy of Chip Multiprocessors, Msc Thesis, Universitat Politècnica de Catalunya, June 2007.
Ph.D
- Marc Lupon,Architectural Support for High-Performing Hardware Transactional Memory Systems, Ph.D Thesis, Universitat Politècnica de Catalunya, December 2011. (Document),(Slides)
- Javier Lira, Managing Dynamic Non-Uniform Cache Architectures, Ph.D Thesis, Universitat Politècnica de Catalunya, November 2011. (Document),(Slides)
- Enric Herrero, Adaptive Memory Hierarchies for Next Generation Tiled Microarchitectures, Ph.D Thesis, Universitat Politècnica de Catalunya, July 2011. (Document),(Slides)
- Rakesh Ranjan, Speeding Up Sequential Applications on Multicore Platforms, Ph.D Thesis, Univesitat Politécnica de Catalunya, November 2010.
- Carlos Molina, Microarchitectural Techniques to Exploit Repetitive Computations and Values, Ph.D Thesis, Universitat Politècnica de Catalunya, December 2005. (Document),(Slides)
- Enric Gibert, Clustered Data Cache Designs for VLIW Processors, PhD Thesis, Universitat Politècnica de Catalunya, November 2005. (Document),(Slides)
- Jaume Abella, Adaptive and Low-Complexity Microarchitectures for Power Reduction, Ph.D Thesis, Universitat Politècnica de Catalunya, July 2005. (Document)